Publication List of Ilia Polian (March 2014)

Erdös number: 3 (through John Hayes and Frank Harary).
H-index: 20 (measured using Harzing's Publish or Perish): Publications [J11], [J10], [J9], [J7], [C67], [C52], [C51], [C46], [C43], [C41], [C36], [C31], [C27],[C25], [C22], [C21], [C18], [C17], [C15] and [W19] have 20 or more citations.

Books, Book Chapters

[B5] S. Eggersgluess, G. Fey, and I. Polian. Test of Digital Circuits (in German). Oldenbourg, 2014. ISBN: 978-3-486-72013-6.

[B4] B. Becker, G. Müller, and I. Polian. Digital Tarnkappe: Stealth Technology for the Internet of Things. In *H.-H. Gander, W. Perron, R. Poscher, G. Riescher, T. Württenberger* (Hrsg.) Resilienz in der offenen Gesellschaft. Nomos, Baden-Baden, 2012. ISBN: 978-3-8329-7143-4.

[B3] B. Becker and I. Polian. Fault modeling for simulation and ATPG. In *H.-J. Wunderlich (editor). Models in Hardware Testing.* Frontiers in Electronic Testing. Volume 43. Springer, New York. 2010. ISBN: 978-90-481-3281-2.

[B2] I. Polian. On Non-standard Fault Models for Logic Digital Circuits: Simulation, Design for Testability, Industrial Applications. In *D. Wagner et al. Ausgezeichnete Informatikdissertationen 2003 (Best Dissertations in Computer Science 2003).* Lecture Notes in Informatics. Volume D-4. GI. Pages 169-178. 2004. ISBN: 3-88579-408-X.

[B1] I. Polian. On Non-standard Fault Models for Logic Digital Circuits: Simulation, Design for Testability, Industrial Applications. VDI Fortschritt-Berichte, Reihe 20, Nr. 377. VDI-Verlag, Düsseldorf. 218 p. March 2004. ISBN: 3-18-337720-9.

Journal Articles

[J24] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Mapping of topological quantum circuits to physical hardware. *Scientific Reports (Nature Publishing Group).* Accepted. (ISSN: 2045-2322)

[J23] I. Polian. Hardware Security and Test: Friends or Enemies? *it-Information Technology.* Accepted. (ISSN: 1611-2776)

[J22] M. Sauer, A. Czutro, T. Schubert, S. Hillebrecht, I. Polian, and B. Becker. SAT-based analysis of sensitisable paths. *IEEE Design & Test of Computers.* 30(4), 2013. Pages 81–88. (ISSN: 2168-2356)

[J21] F. Hopsch, B. Becker, S. Hellebrand, I. Polian, V. Vermeiren, and H.-J. Wunderlich. Variation-aware fault modeling. *Science China Information Sciences.* 54(9), 2011. Pages 1813–1826. (ISSN: 1674-733X)

[J20] I. Polian and J. Hayes. Selective hardening: toward cost-effective error tolerance. *IEEE Design & Test of Computers.* 28(3), 2011. Pages 54–63. (ISSN: 0740-7475)

[J19] I. Polian, J.P. Hayes, S. Reddy, and B. Becker. Modeling and mitigating transient errors in logic circuits. *IEEE Trans. on Dependable and Secure Computing.* 8(4), 2011. Pages 537–547. (ISSN: 1545-5971)

[J18] I. Polian. Power supply noise: causes, effects, and testing. *ASP Jour. Low-Power Electronics.* 6(2), 2010. Pages 326–338. (ISSN: 1546-1998)

[J17] I. Polian and B. Becker. Fault models and test algorithms for nanoscale technologies. *it-Information Technology.* 52(4), 2010. Pages 189–194. (ISSN: 1611-2776)

[J16] A. Czutro, I. Polian, M. Lewis, P. Engelke, S. Reddy, and B. Becker. TIGUAN: Thread-parallel Integrated test pattern generator utilizing satisfiability analysis. *Int'l Jour. on Parallel Programming.* 38(3–4), 2010. Pages 185–202. (ISSN: 0885-7458)

[J15] P. Engelke, B. Becker, M. Renovell, J. Schloeffel, B. Braitling, and I. Polian. SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges. *ACM Trans. on Design Automation of Electronic Systems.* 14(4), 2009. Article No. 56. (ISSN: 1084-4309)

[J14] P. Engelke, I. Polian, M. Renovell, S. Kundu, B. Seshadri, and B. Becker. On detection of resistive bridging defects by low-temperature and low-voltage testing. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems.* 27(2), 2008. Pages 327–338. (ISSN: 0278-0070)

[J13] I. Polian and H. Fujiwara. Functional constraints vs. test compression in scan-based delay testing *Jour. of Electronic Testing: Theory and Applications.* 23(5), 2007. Pages 445–455. (ISSN: 0923-8174)

[J12] I. Polian, A. Czutro, S. Kundu, and B. Becker. Power droop testing. *IEEE Design & Test Magazine.* 24(2), 2007. Pages 276–284 (ISSN: 0740-7475)

[J11] P. Engelke, I. Polian, M. Renovell, and B. Becker. Simulating resistive bridging and stuck-at faults. *IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems*, 25(10), 2006. Pages 2181–2192 (ISSN: 0278-0070)

[J10] Y. Tang, H.-J. Wunderlich, P. Engelke, I. Polian, B. Becker, J. Schlöffel, F. Hapke, and M. Wittke. X-masking during logic BIST and its impact on defect coverage. *IEEE Trans. on VLSI Systems*, 14(2), 2006. Pages 193–202. (ISSN: 1063-8210)

[J9] P. Engelke, I. Polian, M. Renovell, and B. Becker. Automatic test pattern generation for resistive bridging faults. *Jour. of Electronic Testing: Theory and Applications*, 22(1), 2006. Pages 61–69. (ISSN: 0923-8174)

[J8] B. Becker, S. Hellebrand, I. Polian, B. Straube, and H.-J.Wunderlich. DFG project RealTest – test and reliability of nano-electronic systems (in German). *it-Information Technology.* 48(5), 2006. Pages 304–311. (ISSN: 1611-2776)

[J7] I. Polian, P. Engelke, M. Renovell, and B. Becker. Modeling feedback bridging faults with non-zero resistance. *Jour. of Electronic Testing: Theory and Applications.* 21(1), 2005. Pages 57–69. (ISSN: 0923-8174)

[J6] I. Polian. Nichtstandardfehlermodelle für digitale Logikschaltkreise: Simulation, prüfgerechter Entwurf, industrielle Anwendungen. *it-Information Technology.* 47(3), 2005. Pages 172–174 (ISSN: 1611-2776; abstract of the Ph.D. thesis; selected for publication as one of the candidates for the German Informatics Society Dissertation Award 2003)

[J5] I. Polian, I. Pomeranz, S. Reddy and B. Becker. On the use of maximally dominating faults in n-detection test generation. *IEE Proceedings Computers and Digital Techniques*, 151(3), 2004. Pages 235–244. (ISSN: 1350-2387)

[J4] I. Polian and B. Becker. Scalable delay fault BIST for use with low-cost ATE. *Jour. of Electronic Testing: Theory and Applications*, 20(2), 2004. Pages 181–197. (ISSN: 0923-8174)

[J3] J. Bradford, H. Delong, I. Polian, and B. Becker. Simulating realistic bridging and crosstalk faults in an industrial setting. *Jour. of Electronic Testing: Theory and Applications*, 19(4), 2003. Pages 387–395. (ISSN: 0923-8174)

[J2] I. Polian, W. Günther, and B. Becker. Pattern-based verification of connections to intellectual property cores. *Integration: the VLSI Journal.* 35(1), 2003. Pages 25–44. (ISSN: 0167-9260)

[**J1**] I. Polian and B. Becker. Multiple scan chain design for two-pattern testing. *Jour. of Electronic Testing: Theory and Applications*, 19(1), 2003. Pages 27–48. (ISSN: 0923-8174)

Papers in Formal Proceedings (Refereed)

[**C91**] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Cross-level validation of topological quantum circuits. Proc. *Conf. on Reversible Computation*, Kyoto, J, 2014. (Accepted)

[**C90**] I. Polian, J. Jiang, and A. Singh. Detection conditions for errors in self-adaptive better-than-worst-case designs. Proc. *IEEE European Test Symp.*, Paderborn, D, 2014. (Accepted)

[**C89**] M. Sauer, I. Polian, M. Imhof, A. Mumtaz, E. Schneider, A. Czutro, H.-J. Wunderlich, and B. Becker. Variation-aware deterministic ATPG. Proc. *IEEE European Test Symp.*, Paderborn, D, 2014. (Accepted)

[**C88**] V. Tomashevich, C. Gimmler, C. Fesl, N. Wehn, and I. Polian. A new architecture for minimum mean square error sorted QR decomposition for MIMO wireless communication systems. Proc. *IEEE Symp. on Design and Diangostics of Electronic Circuits and Systems*, Warsaw, PL, 2014. (Accepted as Poster)

[**C87**] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Software-based Pauli tracking in fault-tolerant quantum circuits. Proc. *Design, Automation and Test in Europe*, Dresden, D, 2014. (IP)

[**C86**] R. K. Uppu, R. T. Uppu, A. Singh, and I. Polian. Better-than-worst-case timing design with latch buffers on short paths. Proc. *VLSI Design Conf.*, Mumbai, India, pages 133–138, 2014. (ISSN: 1063-9667)

[**C85**] A. Czutro, I. Polian, S. M. Reddy, and B. Becker. SAT-based test pattern generation with improved dynamic compaction. Proc. *VLSI Design Conf.*, pages 56–61, Mumbai, India, 2014. (ISSN: 1063-9667)

[**C84**] J. Jiang, M. Comte, M. Aparicio Rodriguez, F. Azais, M. Renovell, and I. Polian. MIRID: Mixed-mode IR-drop Induced Delay simulator. Proc. *IEEE Asian Test Symp.*, Yilan, Taiwan, pages 177–182, 2013. (ISBN: 1081-7735)

[**C83**] A. Paler, I. Polian, J. Kinseher, and J.P. Hayes. Approximate simulation of circuits with probabilistic behavior. Proc. *IEEE Symp. Defect and Fault Tolerance in VLSI and Nanotechnology Systems*, New York, USA, pages 95–100, 2013. (ISBN: 978-1-4799-1583-5)

[**C82**] M. Sauer, S. Reimer, T. Schubert, I. Polian, and B. Becker. Efficient SAT-based dynamic compaction and relaxation for longest sensitizable paths. Proc. *Design, Automation and Test in Europe*, Grenoble, F, pages 448–453, 2013 (ISBN: 978-1-4673-5071-6).

[**C81**] M. Sauer, S. Reimer, I. Polian, T. Schubert, and B. Becker. Provably optimal test cube generation using Quantified Boolean Formula solving. Proc. *Asia and South Pacific Design Automation Conf.*, Yokohama, J, pages 533–539, 2013. (ISBN: 978-1-4673-3029-9) **Nominated for Best Paper Award**

[**C80**] A. Czutro, M.E. Imhof, J. Jiang, A. Mumtaz, M. Sauer, B. Becker, I. Polian, and H.-J. Wunderlich.Variation-aware fault grading Proc. *IEEE Asian Test Symp.*, Niigata, J, pages 344–349, 2012. (ISBN: 978-0-7695-4876-0)

[**C79**] M. Sauer, A. Czutro, I. Polian, and B. Becker. Small-delay-fault ATPG with waveform accuracy. Proc. *IEEE/ACM Int'l Conf. on CAD*, San Jose, CA, USA, pages 30–36, 2012. (ISBN: 978-1-4577-1398-9)

[**C78**] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Synthesis of topological quantum circuits. Proc. *IEEE/ACM Int'l Symp. on Nanoscale Architectures*, Amsterdam, NL, pages 181–187, 2012. (ISBN: 978-1-4503-1671-2)

[C77] M. Aparicio Rodriguez, M. Comte, F. Azais, Y. Bertrand, M. Renovell, J. Jiang, I. Polian, and B. Becker. An IR-drop simulation principle oriented to delay testing. Proc. *Design of Circuits and Integrated Systems Conf.*, Avignon, F, 2012.

[C76] L. Feiten, M. Sauer, T. Schubert, A. Czutro, E. Boehl, I. Polian, and B. Becker. #SAT-based vulnerability analysis of security components – A case study. Proc. *IEEE Int'l Symp. on Defect and Fault Tolerance in VLSI and Nanotechnology Systems*, Austin, TX, USA, pages 49–54, 2012. (ISBN: 978-1-4673-3043-5)

[C75] M. Sauer, S. Kupferschmidt, A. Czutro, I. Polian, S. Reddy, and B. Becker. Functional test of small-delay faults using SAT and Craig interpolation. Proc. *Int'l Test Conf.*, Anaheim, CA, USA, paper 6.3, 2012. (ISBN: 978-1-4673-1595-1)

[C74] V. Tomashevich, S. Srinivasan, F. Foerg, and I. Polian. Cross-level protection of circuits against faults and malicious attacks Proc. *IEEE Int'l On-Line Test Symp.*, Sitges, E, pages 150–155, 2012. (ISBN: 978-1-4673-2082-5)

[C73] P. Jovanovic, M. Kreuzer, and I. Polian. A fault attack on the LED block cipher. Proc. *Int'l Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE)*, Darmstadt, D, pages 120–134, 2012. (LNCS 7275, ISBN: 978-3-642-29911-7)

[C72] M. Sauer, A. Czutro, B. Becker, and I. Polian. On the quality of test vectors for post-silicon characterization. Proc. *IEEE European Test Symp.*, Annecy, F, 2012. (ISBN: 978-1-4673-0696-6)

[C71] A. Czutro, M. Sauer, I. Polian, and B. Becker. Multi-conditional SAT-ATPG for power-droop testing. Proc. *IEEE European Test Symp.*, Annecy, F, 2012. (ISBN: 978-1-4673-0696-6)

[C70] A. Czutro, M. Sauer, T. Schubert, I. Polian, and B. Becker. SAT-ATPG using preferences for improved detection of complex defect mechanisms. Proc. *IEEE VLSI Test Symp.*, Maui, HI, USA, pages 170–175, 2012. (ISBN: 978-1-4673-1073-4)

[C69] J. Jiang, M. Sauer, A. Czutro, B. Becker, and I. Polian. On the optimality of K longest path generation algorithm under memory limitations. Proc. *Design, Automation and Test in Europe*, Dresden, D, pages 418–423, 2012. (ISBN: 978-3-9810801-8-6)

[C68] A. Paler, I. Polian, and J.P. Hayes. Detection and diagnosis of faulty quantum circuits. Proc. *Asia and South Pacific Design Automation Conf.*, Sydney, AUS, pages 181–186, 2012. (ISBN: 978-1-4673-0772-7)

[C67] M. Sauer, J. Jiang A. Czutro, I. Polian, and B. Becker. Efficient SAT-based search for longest sensitisable paths. Proc. *IEEE Asian Test Symp.*, New Delhi, IN, pages 108–113, 2011. (ISBN: 978-1-4577-1984-4)

[C66] M. Sauer, V. Tomashevich, J. Müller, M. Lewis, A. Spilla, I. Polian, B. Becker, and W. Burgard. An FPGA-based framework for run-time injection and analysis of soft errors in microprocessors. Proc. *IEEE Int'l On-Line Test Symp.*, Athens, GR, pages 182–185, 2011. (ISBN: 978-1-4577-1053-7)

[C65] M. Sauer, A. Czutro, I. Polian, and B. Becker. Estimation of component criticality in early design steps. Proc. *IEEE Int'l On-Line Test Symp.*, Athens, GR, pages 104–110, 2011. (ISBN: 978-1-4577-1053-7)

[C64] A. Paler, A. Alaghi, I. Polian, and J.P. Hayes. Tomographic testing and validation of probabilistic circuits. Proc. *IEEE European Test Symp.*, Trondheim, NO, pages 63–68, 2011. (ISBN: 978-1-4577-0483-3)

[C63] I. Polian, B. Becker, S. Hellebrand, H.-J. Wunderlich, and P. Maxwell. Towards variation-aware test methods. Proc. *IEEE European Test Symp.*, Trondheim, NO, 2011, pages 219–225. (ISBN: 978-1-4577-0483-3)

[C62] M. Sauer, A. Czutro, T. Schubert, S. Hillebrecht, I. Polian, and B. Becker. SAT-based analysis of sensitisable paths. Proc. *IEEE Int'l Symp. on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, Cottbus, pages 93–98, 2011. (ISBN: 978-1-4244-9755-3). **Best Paper Award** (Test track)

[C61] P. Krause and I. Polian. Adaptive voltage over-scaling for resilient applications. Proc. *Design, Automation and Test in Europe*, Grenoble, F, 2011. (ISBN: 978-1-61284-208-0)

[C60] F. Hopsch, B. Becker, S. Hellebrand, I. Polian, V. Vermeiren, and H.-J. Wunderlich. Variation-aware fault modeling. Proc. *IEEE Asian Test Symp.*, pages 87–93, Shanghai, China, 2010. (ISBN: 978-0-7695-4248-5) **Selected for the "Best papers compendium 2002-2011" of the IEEE Asian Test Symposium.**

[C59] I. Polian and J.P. Hayes. Modeling faults in reversible circuits. Proc. *IEEE East-West Design and Test Symp.*, pages 376–381, St. Petersburg, Russia, 2010. (Invited)

[C58] B. Becker, S. Hellebrand, I. Polian, B. Straube, V. Vermeiren, and H.-J. Wunderlich. Massive statistical process variations: A grand challenge for testing nanoelectronic circuits. Proc. *Workshop on Dependable and Secure Nanocomputing*, pages 95–100, Chicago, IL, USA, 2010. (ISBN: 978-1-4244-7729-6)

[C57] A. Czutro, I. Polian, P. Engelke, S. Reddy, and B. Becker. Dynamic compaction in SAT-based ATPG. Proc. *IEEE Asian Test Symp.*, pages 187–190, Taichung, Taiwan, 2009. (ISBN: 978-0-7695-3864-8)

[C56] V. Izosimov, I. Polian, P. Pop, P. Eles, and Z. Peng. Analyse und Optimierung von fehlertoleranten eingebetteten Systemen mit gehärteten Prozessoren. Proc. *GMM/GI/ITG Reliability and Design Conf.*, pages 79–80, Stuttgart, D, 2009. (ISBN: 978-3-8007-3178-7; poster)

[C55] M. Hunger, S. Hellebrand, A. Czutro, I. Polian, and B. Becker. ATPG-based grading of strong fault-secureness. Proc. *IEEE Int'l On-Line Test Symp.*, pages 269–274, Lisbon, PT, 2009. (ISBN: 978-1-4244-4596-7)

[C54] N. Houarche, M. Comte, M. Renovell, A. Czutro, P. Engelke, I. Polian, and B. Becker. An electrical model for the fault simulation of small delay faults caused by crosstalk-aggravated resistive short defects. Proc. *IEEE VLSI Test Symp.*, pages 21–26, Santa Cruz, CA, USA, 2009. (ISBN: 978-0-7695-3598-2)

[C53] K.P. Ganeshpure, I. Polian, S. Kundu, and B. Becker. Reducing temperature variability by routing heat pipes. Proc. *ACM Great Lakes Symp. on VLSI* , Boston, MA, USA, pages 63–68, 2009. (ISBN: 978-1-60558-522-2).

[C52] V. Izosimov, I. Polian, P. Pop, P. Eles, and Z. Peng. Analysis and optimization of fault-tolerant embedded systems with hardened processors. Proc. *Design, Automation and Test in Europe*, pages 682–687, Nice, F, 2009. (ISBN: 978-1-4244-3781-8)

[C51] A. Czutro, I. Polian, M. Lewis, P. Engelke, S. Reddy, and B. Becker. TIGUAN: Thread-parallel Integrated test pattern Generator Utilizing satisfiability ANalysis. In *VLSI Design Conf.*, New-Delhi, pages 227–232, IN, 2009. (ISBN: 978-0-7695-3506-7)

[C50] I. Polian, Y. Nakamura, P. Engelke, S. Spinner, K. Miyase, S. Kajihara, B. Becker, and X. Wen. Diagnose realistischer Defekte mit Hilfe des X-Fehlermodells. Proc. *GMM/GI/ITG Reliability and Design Conf.*, pages 155–156, Ingolstadt, D, 2008. (ISBN: 978-3-8007-3119-0; poster)

[C49] I. Polian and W. Rao. Selective hardening of NanoPLA circuits. Proc. *IEEE Int'l Symp. on Defect and Fault Tolerance*, pages 263–271, Cambridge, MA, USA, 2008. (ISBN: 978-0-7695-3365-0)

[C48] I. Polian, S.M. Reddy, I. Pomeranz, X. Tang, and B. Becker. On reducing circuit malfunctions caused by soft errors. Proc. *IEEE Int'l Symp. on Defect and Fault Tolerance*, pages 245–253, Cambridge, MA, USA, 2008. (ISBN: 978-0-7695-3365-0)

[C47] S. Hillebrecht, I. Polian, P. Engelke, B. Becker, M. Keim, and W.-T. Cheng. Extraction, simulation and test generation for interconnect open defects based on enhanced aggressor-victim model. Proc. *IEEE Int'l Test Conf.*, Santa Clara, CA, USA, 2008. (ISBN: 978-1-4244-2402-3)

[C46] D. Nowroth, I. Polian, and B. Becker. A study of cognitive resilience in a JPEG compressor. Proc. *IEEE/IFIP Int'l Conf. on Dependable Systems and Networks – Dependable Computing and Communications Symp.*, pages 32–41, Anchorage, AK, USA, 2008 (ISBN: 978-1-4244-2398-9).

[C45] I. Polian, S. Reddy, and B. Becker. Scalable calculation of logical masking effects for selective hardening against soft errors. Proc. *IEEE Int'l Symp. on VLSI*, pages 257–262, Montpellier, F, 2008. (ISBN: 978-0-7695-3179-0)

[C44] I. Polian, Y. Nakamura, P. Engelke, S. Spinner, K. Miyase, S. Kajihara, B. Becker, and X. Wen. Diagnosis of realistic defects based on the X-Fault model. Formal proc. *IEEE Int'l Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 263–266, Bratislava, SK, 2008. (ISBN: 978-1-4244-2276-0; poster)

[C43] A. Czutro, N. Houarche, P. Engelke, I. Polian, M. Comte, M. Renovell, and B. Becker. A simulator of small-delay faults caused by resistive-open defects. Proc. *IEEE European Test Symp.*, pages 113–118, Verbania, I, 2008. (ISBN: 978-0-7695-3150-2)

[C42] C.G. Zoellin, H.-J. Wunderlich, I. Polian, and B. Becker. Selective hardening in early design steps. Proc. *IEEE European Test Symp.*, pages 185–190, Verbania, I, 2008. (ISBN: 978-0-7695-3150-2)

[C41] S. Spinner, I. Polian, P. Engelke, B. Becker, M. Keim, and W.-T. Cheng. Automatic test pattern generation for interconnect open defects. Proc. *IEEE VLSI Test Symp.*, pages 181–186, San Diego, CA, USA, 2008. (ISBN: 978-0-7695-3123-6)

[C40] P. Engelke, I. Polian, J. Schloeffel, and B. Becker. Resistive bridging fault simulation of industrial circuits. Proc. *Design, Automation and Test in Europe*, pages 628–633, Munich, D, 2008. (ISBN: 978-3-9810801-4-8)

[C39] P. Engelke, B. Braitling, I. Polian, M. Renovell, and B. Becker. SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges. Proc. *IEEE Asian Test Symp.*, pages 433–438, Beijing, CN, 2007. (ISBN: 0-7695-2890-2)

[C38] S. Spinner, J. Jiang, I. Polian, P. Engelke, and B. Becker. Simulating open-via defects. Proc. *IEEE Asian Test Symp.*, pages 265–270, Beijing, CN, 2007. (ISBN: 0-7695-2890-2)

[C37] I. Polian, D. Nowroth, and B. Becker. Identification of critical errors in imaging applications. Proc. *IEEE Int'l On-Line Test Symp.*, pages 201–202, Heraklion, GR, 2007. (ISBN: 0-7695-2918-6; poster)

[C36] J. Hayes, I. Polian, and B. Becker. An analysis framework for transient-error tolerance. Proc. *IEEE VLSI Test Symp.*, pages 249–255, Berkeley, CA, USA, 2007. (ISBN: 0-7695-2812-0)

[C35] B. Becker, I. Polian, S. Hellebrand, B. Straube, and H.-J. Wunderlich. Test und Zuverlässigkeit nanoelektronischer Systeme. Proc. *GMM/GI/ITG Reliability and Design Conf.*, pages 139–140, Munich, D, 2007. (ISBN: 978-3-8007-3023-0)

[C34] I. Polian, J. Hayes, D. Nowroth, and B. Becker. Ein kostenbegrenzter Ansatz zur Reduktion der transienten Fehlerrate. Proc. *GMM/GI/ITG Reliability and Design Conf.*, pages 183–184, Munich, D, 2007. (ISBN: 978-3-8007-3023-0; poster)

[C33] M. Renovell, M. Comte, I. Polian, P. Engelke, and B. Becker. Analyzing the memory effect of resistive open in CMOS random logic. Proc. *Int'l Conf. on Design and Test of Integrated Systems in Nanoscale Technology*, pages 251–256, Tunis, TN, 2006. (ISBN: 0-7803-9726-6)

[C32] I. Polian, B. Becker, M. Nakasato, S. Ohtake, and H. Fujiwara. Low-cost hardening of image processing applications against soft errors. Proc. *IEEE Int'l Symp. on Defect and Fault Tolerance*, pages 274–279, Arlington, VA, USA, 2006. (ISBN: 0-7695-2706-X)

[C31] I. Polian, A. Czutro, S. Kundu, and B. Becker. Power droop testing. Proc. *IEEE Int'l Conf. on Computer Design*, San Jose, CA, USA, 2006.

[C30] P. Engelke, I. Polian, H. Manhaeve, M. Renovell, and B. Becker. Delta-IDDQ testing of resistive short defects. Proc. *IEEE Asian Test Symp.*, pages 63–68, Fukuoka, J, 2006. (ISBN: 0-7695-2628-4)

[C29] M. Renovell, M. Comte, I. Polian, P. Engelke, and B. Becker. A specific ATPG technique for resistive open with sequence recursive dependency. Proc. *IEEE Asian Test Symp.*, pages 273–278, Fukuoka, J, 2006. (ISBN: 0-7695-2628-4)

[C28] S. Kundu and I. Polian. An improved technique for reducing false alarms due to soft errors. Proc. *IEEE Int'l On-Line Test Symp.*, pages 105–110, Como, I, 2006. (ISBN: 0-7695-2620-9)

[C27] J. Eisinger, I. Polian, B. Becker, A. Metzner, S. Thesing, and R. Wilhelm. Automatic identification of timing anomalies for cycle-accurate worst-case execution time analysis. Formal proc. *IEEE Int'l Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 15–20, Prague, CZ, 2006. (ISBN: 1-4244-0184-4)

[C26] I. Polian and H. Fujiwara. Functional constraints vs. test compression in scan-based delay testing. Proc. *Design, Automation and Test in Europe*, pages 1039–1044, Munich, D, 2006. (ISBN: 3-9810801-0-6)

[C25] I. Polian, J.P. Hayes, T. Fiehn, and B. Becker. A family of logical fault models for reversible circuits. Proc. *IEEE Asian Test Symp.*, pages 422–427, Kolkata, IN, 2005. (ISBN: 0-7695-2481-8)

[C24] S. Kundu, P. Engelke, I. Polian, and B. Becker. On detection of resistive bridging defects by low-temperature and low-voltage testing. Proc. *IEEE Asian Test Symp.*, pages 266–269, Kolkata, IN, 2005. (ISBN: 0-7695-2481-8)

[C23] S. Kundu, M.D.T. Lewis, I. Polian, and B. Becker. A soft error emulation system for logic circuits. Proc. *Conference on Design of Circuits and Integrated Systems*, page 137, Lissabon, P, 2005. (ISBN: 972-99387-2-5)

[C22] I. Polian, J.P. Hayes, S. Kundu, and B. Becker. Transient fault characterization in dynamic noisy environments. Proc. *IEEE Int'l Test Conf.*, pages 1039–1048, Austin, TX, USA, 2005. (ISBN: 0-7803-9039-3)

[C21] I. Polian, S. Kundu, J.M. Galliere, P. Engelke, M. Renovell, and B. Becker. Resistive bridge fault model evolution from conventional to ultra deep submicron technologies. Proc. *IEEE VLSI Test Symp.*, pages 343–348, Palm Springs, CA, USA, 2005. (ISBN: 0-7695-2314-5)

[C20] P. Engelke, V. Gherman, I. Polian, Y. Tang, H.-J. Wunderlich, and B. Becker. Sequence length, area cost and non-target defect coverage tradeoffs in deterministic logic BIST. Formal proc. *IEEE Int'l Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 11–18, Sopron, HU, 2005. (ISBN: 963-9364-48-7)

[C19] I. Polian, A. Czutro, and B. Becker. Evolutionary optimization in code-based test compression. Proc. *Design, Automation and Test in Europe*, pages 1124–1129, Munich, D, 2005. (ISBN: 0-7695-2288-2)

[C18] J.P. Hayes, I. Polian, and B. Becker. Testing for missing-gate faults in reversible circuits. *IEEE Asian Test Symp.*, pages 100–105, Kenting, Taiwan, 2004. (ISBN: 0-7695-2235-1) **Selected for the "Best papers compendium 2002-2011" of the IEEE Asian Test Symposium.**

[C17] Y. Tang, H.-J. Wunderlich, H. Vranken, F. Hapke, M. Wittke, P. Engelke, I. Polian, and B. Becker. X-masking during logic BIST and its impact on defect coverage. *IEEE Int'l Test Conf.*, pages 442-451, Charlotte, NC, USA, 2004. (ISBN: 0-7803-8581-0)

[C16] P. Engelke, I. Polian, M. Renovell, and B. Becker. Automatic test pattern generation for resistive bridging faults. Proc. *IEEE European Test Symp.*, pages 160–165, Ajaccio, Corsica, FR, 2004. (ISBN: 0-7695-2119-3)

[C15] P. Engelke, I. Polian, M. Renovell, B. Seshadri, and B. Becker. The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults. Proc. *IEEE VLSI Test Symp.*, pages 171–178, Napa Valley, CA, USA, 2004. (ISBN: 0-7695-2134-7)

[C14] I. Polian and B. Becker. Reducing ATE cost in system-on-chip test. Proc. *IFIP VLSI-SoC Conference*, pages 337–342, Darmstadt, D, 2003. (ISBN: 3-901882-17-0)

[C13] P. Engelke, I. Polian, M. Renovell, and B. Becker. Simulating resistive bridging and stuck-at faults. Proc. *IEEE Int'l Test Conf.*, pages 1051–1059, Charlotte, NC, USA, 2003. (ISBN 0-7803-8107-6)

[C12] I. Polian, P. Engelke, M. Renovell, and B. Becker. Modeling feedback bridging faults with non-zero resistance. Formal proc. *IEEE European Test Workshop*, pages 91–96, Maastricht, NL, 2003. (ISBN: 0-7695-1908-3)

[C11] I. Polian and B. Becker. Configuring MISR-based two-pattern BIST using Boolean satisfiability. Formal proc. *IEEE Int'l Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 73–80, Poznan, PL, 2003. (ISBN: 83-7143-557-6)

[C10] I. Polian, W. Günther, and B. Becker. The case for 2-POF. Formal proc. *IEEE Int'l Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, pages 291–292, Poznan, PL, 2003. (poster; ISBN: 83-7143-557-6)

[C9] I. Polian, B. Becker, and S. Reddy. Evolutionary optimization of Markov sources for pseudo random scan BIST. Proc. *Design, Automation and Test in Europe*, pages 1184–1185, Munich, D, 2003. (poster; ISBN: 0-7695-1870-2)

[C8] I. Polian, I. Pomeranz, and B. Becker. Exact computation of maximally dominating faults and its application to n-detection tests. Proc. *IEEE Asian Test Symp.*, pages 9–14, Guam, USA, 2002. (ISBN: 0-7695-1825-7)

[C7] I. Polian, P. Engelke, and B. Becker. Efficient bridging fault simulation of sequential circuits based on multi-valued logics. Proc. *IEEE Int'l Symp. on Multi-Valued Logic*, pages 216–222, Boston, MA, USA, 2002. (ISBN: 0-7695-1462-6)

[C6] J. Bradford, H. Delong, I. Polian, and B. Becker. Simulating realistic bridging and crosstalk faults in an industrial setting. Formal proc. *IEEE European Test Workshop*, pages 75–80, Korfu, GR, 2002. (ISBN: 0-7695-1715-3)

[C5] I. Polian and B. Becker. Stop & go BIST. Formal proc. *IEEE Int'l Online Testing Workshop*, pages 147–151, Isle de Bendor, FR, 2002. (ISBN: 0-7695-1641-6)

[C4] I. Polian, M. Keim, N. Mallig, and B. Becker. Sequential n-detection criteria: Keep it simple! Formal proc. *IEEE Int'l Online Testing Workshop*, pages 189–190, Isle de Bendor, FR, 2002. (poster; ISBN: 0-7695-1641-6)

[C3] I. Polian, W. Günther, and B. Becker. Efficient pattern-based verification of connections to intellectual property cores. Proc. *IEEE Asian Test Symp.*, pages 443–448, Kyoto, J, 2001. (ISBN: 0-7695-1378-6)

[C2] I. Polian and B. Becker. Multiple scan chain design for two-pattern testing. Proc. *IEEE VLSI Test Symp.*, pages 88–93, Marina del Rey, CA, USA, 2001. (ISBN: 0-7695-1122-8)

[C1] M. Keim, I. Polian, H. Hengster, and B. Becker. A scalable BIST architecture for delay faults. Formal proc. *IEEE European Test Workshop*, pages 98–103, Constance, D, 1999. (ISBN: 0-7695-0390-X)

Interdisciplinary Papers in Non Computer Science Conferences (refereed with varying degree of thoroughness)

[I6] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Classical compilers for gate optimisation in fault-tolerant quantum computing. *Int'l Conf. on Quantum Communication, Measurement and Computing*, Vienna, A, 2012. (poster P1-54)

[I5] P. Jovanovic, M. Kreuzer, and I. Polian. An algebraic fault attack on the LED block cipher. Proc. *Int'l Conf. on Symbolic Computation and Cryptography*, Castro Urdiales, E, 2012.

[I4] S. Hillebrecht, I. Polian, P. Ruther, S. Herwik, B. Becker, and O. Paul. Reliability characterization of interconnects in CMOS integrated circuits under mechanical stress. Proc. *Int'l Reliability Physics Symp.*, pages 562–567, Montreal, CDN, 2009. (ISBN: 978-1-4244-2888-5)

[I3] S. Spinner, M. Doelle, P. Ruther, I. Polian, O. Paul, and B. Becker. A system for electromechanical reliability testing of MEMS devices. Proc. *ASM International Symp. for Testing and Failure Analysis*, pages 147–152, Austin, TX, USA, 2006. (ISBN: 0-87170-844-2)

[I2] S. Spinner, I. Polian, B. Becker, P. Ruther, and O. Paul. A system for the calibration and reliability testing of MEMS devices under mechanical stress. Proc. *VDE Microsystem Technology Congress*, pages 861–864, Munich, D, 2007. (ISBN: 978-3-8007-3061-2; poster)

[I1] S. Spinner, J. Bartolomeyczik, B. Becker, M. Doelle, O. Paul, I. Polian P. Roth, K. Seitz, and P. Ruther. Electromechanical reliability testing of three-axial force sensors. Proc. *Design, Test, Integration and Packaging of MEMS/MOEMS*, pages 77–82, Stresa, I, 2006. (ISBN: 2-916187-03-0)

Workshop Contributions (Refereed)

[W44] R. Kumar, P. Jovanovic, W. P. Burleson, and I. Polian. Parametric Trojans for Fault-based Attacks on Cryptographic Hardware. In *Design Automation Conf.*, San Francisco, CA, USA, 2014. (Accepted as work-in-progress).

[W43] W. Wallner, A. Paler, and I. Polian. QuantumEDA – A Visualization and Design Environment for Topological Quantum Circuits. In *Design Automation and Test in Europe Conf. University Booth*, Dresden, D, 2014.

[W42] R. Kumar, P. Jovanovic, W. P. Burleson, and I. Polian. Improved manufacturing process level techniques for Trojan hardware insertion with low detection probability. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Kloster Banz, D, 2014.

[W41] I. Polian, J. Jiang, and A. Singh. Detection conditions for errors in self-adaptive better-than-worst-case designs. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Kloster Banz, D, 2014.

[W40] P. Jovanovic, M. Kreuzer, and I. Polian. Multi-stage fault attacks on block ciphers. In *IEEE Workshop on RTL ATPG and DfT*, Jiaosi, TW, 2013.

[W39] A. Paler, S. Devitt, K. Nemoto, and I. Polian. Visualization and debug of topological quantum computers. In *IEEE European Test Symp. (workshop-style paper track)*, Avignon, F, 2013.

[W38] M. Comte, M. Aparicio, F. Azais, M. Renovell, J. Jiang, I. Polian, and B. Becker. Pre-characterization procedure for a mixed mode simulation of IR-drop induced delays. In *IEEE Latin American Test Workshop*, Cordoba, ARG, 2013.

[W37] I. Polian.TRUDEVICE: a COST Action in Europe. **Invited talk.** In *IEEE Workshop on RTL ATPG and DfT*, Niigata, J, 2012.

[W36] M. Sauer, S. Kupferschmid, A. Czutro, I. Polian, S. Reddy, and B. Becker. Functional justification in sequential circuits using SAT and Craig interpolation. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Cottbus, D, 2012.

[W35] A. Czutro, M. Sauer, I. Polian, and B. Becker. Multi-conditional ATPG using SAT with preferences. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Cottbus, D, 2012.

[W34] J. Jiang, M. Sauer, A. Czutro, B. Becker, and I. Polian. On the optimality of K longest path generation. In *IEEE Workshop on RTL ATPG and DfT*, Jaipur, IN, 2011.

[W33] A. Spilla, I. Polian, J. Müller, M. Lewis, V. Tomashevich, B. Becker, and W. Burgard. Run-time soft error injection and testing of a microprocessor using FPGAs. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Passau, D, 2011.

[W32] A. Paler, I. Polian, and J.P. Hayes. Tomographic testing and validation of probabilistic circuits. In *GI/GMM/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Passau, D, 2011.

[W31] P. Krause and I. Polian. Adaptive voltage over-scaling for resilient applications. In *IEEE Workshop on Reliability-Aware System Design and Test*, Bangalore, IN, 2010.

[W30] K.P. Ganeshpure, I. Polian, S. Kundu, and B. Becker. Reducing temperature variability by routing heat pipes. In *DATE Workshop on Process Variability*, Nice, FR, 2009 (Poster).

[W29] A. Czutro, B. Becker, and I. Polian. Performance evaluation of SAT-based ATPG on multi-core architectures. In *Workshop on Many-Cores*, Delft, NL, 2009.

[W28] I. Polian, S.M. Reddy, I. Pomeranz, X. Tang, and B. Becker. No free lunch in soft error protection? In *Workshop on Dependable and Secure Nanocomputing* , Anchorage, AK, USA, 2008.

[W27] A. Czutro, I. Polian, M. Lewis, P. Engelke, S. Reddy, and B. Becker. TIGUAN: Thread-parallel Integrated test pattern Generator Utilizing satisfiability ANalysis. In *edaWorkshop*, Hannover, D, 2008 (Poster).

[W26] S. Spinner, I. Polian, P. Engelke, B. Becker, M. Keim, and W.-T. Cheng. Automatic test pattern generation for interconnect open defects. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Vienna, A, 2008.

[W25] P. Engelke, I. Polian, J. Schloeffel, and B. Becker. Resistive bridging fault simulation of industrial circuits. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Vienna, A, 2008.

[**W24**] I. Polian, J.P. Hayes and B. Becker. Cost-efficient circuit hardening based on critical soft error rate. In *IEEE Workshop on RTL ATPG and DfT*, Beijing, CN, 2007.

[**W23**] J.P. Hayes, I. Polian, and B. Becker. A model for transient faults in logic circuits. In *IEEE Int'l Design and Test Workshop*, Dubai, UAE, 2006.

[**W22**] P. Engelke, I. Polian, H. Manhaeve, M. Renovell, and B. Becker. Delta-IDDQ testing of resistive short defects. In *IEEE Int'l Workshop on Current and Defect-Based Testing*, Santa Clara, CA, 2006.

[**W21**] I. Polian, B. Becker, M. Nakasato, S. Ohtake, and H. Fujiwara. Period of grace: A new paradigm for efficient soft error hardening. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Freiburg, D, 2006.

[**W20**] S. Spinner, J. Bartolomeyczik, B. Becker, M. Doelle, O. Paul, I. Polian P. Roth, K. Seitz, and P. Ruther. Electromechanical reliability testing of three-axial force sensors. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Freiburg, D, 2006. (poster)

[**W19**] J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker. A definition and classification of timing anomalies. In *Int'l Workshop on Worst-Case Execution Time (WCET) Analysis*, Dresden, D, 2006.

[**W18**] I. Polian and H. Fujiwara. Functional constraints vs. test compression in scan-based delay testing. In *IEEE Int'l GHz/Gbps Test Workshop*, pages 91–100, Austin, TX, USA, 2005.

[**W17**] M. Doelle, S. Spinner, P. Ruther, I. Polian, O. Paul, and B. Becker. A system for determining the impact of mechanical stress on the reliability of MEMS. In *IEEE European Test Symp.*, pages 57–61, Tallinn, EST, 2005. (poster)

[**W16**] J.P. Hayes, I. Polian, T. Fiehn, and B. Becker. A family of logical fault models for reversible circuits. In *IEEE European Test Symp.*, pages 65–70, Tallinn, EST, 2005. (poster)

[**W15**] S. Kundu, M.D.T. Lewis, I. Polian, and B. Becker. A soft error emulation system for logic circuits. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, pages 10–14, Innsbruck, A, 2005.

[**W14**] P. Engelke, V. Gherman, I. Polian, Y. Tang, H.-J. Wunderlich, and B. Becker. Sequence length, area cost and non-target defect coverage tradeoffs in deterministic logic BIST. In *IEEE Int'l Workshop on Current and Defect-Based Testing*, pages 43–48, Palm Springs, CA, USA, 2005.

[**W13**] I. Polian, B. Becker, and A. Czutro. Compression methods for path delay fault test pair sets: a comparative study. In *IEEE European Test Symp.*, pages 263–264, Ajaccio, FR, 2004. (poster)

[**W12**] Y. Tang, H.-J. Wunderlich, H. Vranken, F. Hapke, M. Wittke, P. Engelke, I. Polian, and B. Becker. X-masking during logic BIST and its impact on defect coverage. In *IEEE Int'l Workshop on Test Resource Partitioning*, Napa Valley, CA, USA, 2004.

[**W11**] P. Engelke, I. Polian, M. Renovell, and B. Becker. Automatic test pattern generation for resistive bridging faults. In *IEEE Int'l Workshop on Current and Defect-Based Testing*, pages 89–94, Napa Valley, CA, USA, 2004.

[**W10**] B. Becker, M. Behle, F. Eisenbrand, M. Fränzle, M. Herbstritt, C. Herde, J. Hoffmann, D. Kröning, B. Nebel, I. Polian, and R. Wimmer. Bounded model checking and inductive verification of hybrid discrete-continuous systems. In *ITG/GI/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen"*, pages 65 – 75, Kaiserslautern, D, 2004.

[W9] P. Engelke, I. Polian, M. Renovell, B. Seshadri, and B. Becker. The pros and cons of very-low-voltage testing: an analytical view. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, pages 149–153, Dresden, D, 2004.

[W8] I. Polian and B. Becker. Reducing ATE cost in system-on-chip test. In *IEEE Int'l Workshop on Test Resource Partitioning*, Napa Valley, CA, USA, 2003.

[W7] P. Engelke, I. Polian, M. Renovell, and B. Becker. Simulating resistive bridging and stuck-at faults. In *IEEE Int'l Workshop on Current and Defect-Based Testing*, pages 49–56, Napa Valley, CA, USA, 2003.

[W6] I. Polian, W. Günther, and B. Becker. The case for 2-POF. In *ITG/GI/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen"*, Bremen, D, 2003.

[W5] I. Polian, and B. Becker. Optimal bandwidth allocation in concurrent SoC test under pin number constraints. In *IEEE Workshop on RTL ATPG and DfT*, Guam, USA, 2002.

[W4] I. Polian, I. Pomeranz, and B. Becker. Exact computation of maximally dominating faults and its application to n-detection tests. In *IEEE European Test Workshop*, Korfu, GR, 2002. (poster)

[W3] J. Bradford, H. Delong, I. Polian, and B. Becker. Realistic fault simulation in an industrial setting. In *GI/ITG Workshop "Testmethoden und Zuverlässigkeit von Schaltungen und Systemen"*, Bad Herrenalb, D, 2002.

[W2] I. Polian and B. Becker. Multiple scan chain design for two-pattern testing. In *IEEE Latin American Test Workshop*, pages 156–161, Cancun, MX, 2001.

[W1] I. Polian, W. Günther, and B. Becker. Efficient pattern-based verification of connections to intellectual property cores. In *ITG/GI/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen"*, pages I:111–120, Meissen, D, 2001.

Tutorials, Panels, Special Sessions

[T17] "Counterfeit IC identification: How can test help?" Hot topic organizer. *IEEE VLSI Test Symp.*, Berkeley, CA, USA, 2013.

[T16] "Current testing: Dear or Alive?" Panelist. *IEEE European Test Symp.*, Avignon, F, 2013.

[T15] "Fault-based attacks on cryptographic hardware." Embedded tutorial presenter. *IEEE Int'l Symp. on Design and Diagnostics of Electronic Circuits and Systems (DDECS)*, Karlowy Vary, CZ, 2013.

[T14] "Quantum Informatics: Classical circuit synthesis, resource optimisation and benchmarking." Special session organizer. *IEEE Asian Test Symp.*, Niigata, J, 2012.

[T13] "Cross-layer reliability." Special topic organizer. *Int'l Workshop on Impact of Low-Power Design on Test and Reliability*, Annecy, FR, 2012.

[T12] "Adaptive techniques for energy-reliability trade-offs." Special topic organizer. *Int'l Workshop on Impact of Low-Power Design on Test and Reliability*, Trondheim, NO, 2011.

[T11] "Volume diagnosis: power in numbers?" Panel organizer and moderator. *IEEE Workshop on Reliability-Aware System Design and Test*, Chennai, IN, 2011.

[T10] "Testing nanoelectronic circuits under massive statistical process variations." Special session organizer. *IEEE Asian Test Symp.*, Shanghai, CN, 2010.

[T9] "Massive statistical process variations: a grand challenge for testing nanoelectronic circuits." Special session organizer. *Intl Workshop on Dependable and Secure Nanocomputing*, Chicago, IL, USA, 2010.

[T8] "Searching high and low for the right test." Special session organizer. *Int'l Workshop on Impact of Low-Power Design on Test and Reliability*, Prague, CZ, 2010.

[T7] "Low-power test and noise-aware test: foes or friends?" Panel organizer. *IEEE VLSI Test Symp.*, Santa Cruz, CA, USA, 2010.

[T6] "End of CMOS roadmap – reliability and test challenges." Panel organizer and moderator. *IEEE Workshop on Reliability-Aware System Design and Test*, Bangalore, IN, 2010.

[T5] "Test of power supply noise – causes, effects and testing." Tutorial presenter. *Int'l Workshop on Impact of Low-Power Design on Test and Reliability*, Sevilla, E, 2009.

[T4] "Benchmarking academic DFT tools on the OpenSparc microprocessor." Panelist. *Int'l Test Conf.*, Santa Clara, CA, USA, 2008.

[T3] "Defect-tolerance, error-tolerance: which way to go? How?" Panelist. *IEEE Workshop on RTL ATPG and DfT*, Beijing, CN, 2007.

[T2] "Error-tolerance: are good-enough chips good-enough?" Panel organizer and moderator. *IEEE European Test Symp.*, Freiburg, D, 2007.

[T1] "Soft errors in micro and nanoelectronics." Embedded tutorial presenter. *GMM/GI/ITG Reliability and Design Conf.*, Munich, D, 2007.

Invited Presentations (Not refereed)

1. "Parametric Trojans for fault-based attacks on cryptographic hardware". University of Massachusetts, Amherst, USA, April 2014 (Hosts: Prof. Sandip Kundu, Prof. Israel Kundu and Prof. Wayne Burleson).
2. "Implications of extreme variability on architecture and test". Dagstuhl NSF/SRC/DFG Joint Workshop "Bugs and Defects in Electronic Systems: The Next Frontier", April 2013.
3. "Towards scalable quantum computing: algorithmic challenges", National Institute of Informatics, Tokyo, Japan, March 2013 (Hosts: Prof. Kae Nemoto and Prof. Simon Devitt).
4. "Towards a cross-layer strategy against fault-based attacks'. Dagstuhl seminar "Verifying Reliability", August 2012.
5. "Advanced test generation techniques for non-standard fault models". Kyushu Institute of Technology, Iizuka, Japan, February 2012 (Host: Prof. Xiaoqing Wen).
6. "Advanced test generation techniques for non-standard fault models". Synopsys Inc., Mountain View, USA, September 2011 (Host: Dr. Alodeep Sanyal).
7. "Energy-reliability trade-offs in nanoscale electronics". University of Frankfurt, Germany, June 2011 (Host: Prof. Isolde Adler).
8. "Adaptive voltage over-scaling for resilient applications". University of Michigan, Ann Arbor, USA, June 2010 (Host: Prof. John P. Hayes).
9. "Test and reliability of nanoscale electronic systems: next-generation solutions for next-generation challenges". University of Southern California, Los Angeles, USA, October 2008 (Host: Prof. Dr. Sandeep Gupta).
10. "Test, verfication and validation of products". Endress & Hauser Flowtec, Reinach, Switzerland, May 2007 (Host: Dr. Ulrich Kaiser).
11. "Resource-constrained error handling in digital circuits". Intel Santa Clara, USA, May 2007 (Host: Dr. Abhijit Jas).

12. “Transient-error tolerance”. South European Test Seminar, Sestriere, Italy, March 2006.
13. “Transient-error tolerance”. Nara Institute of Science and Technology (NAIST), Nara, Japan, November 2006 (Host: Prof. Hideo Fujiwara).
14. “Transient-error tolerance”. Yale University, New Haven, USA, October 2006 (Host: Prof. Yiorgos Makris).
15. “Power droop in high-performance ICs and a screening strategy”. AMD Boston Design Center, Acton, USA, October 2006 (Host: Dr. Thomas Clouqueur).
16. “Power droop in high-performance ICs and a screening strategy”. University of Massachusetts, Amherst, USA, September 2006 (Host: Prof. Sandip Kundu).
17. “Period of grace: a new paradigm for efficient soft error hardening”. South European Test Seminar, Neustift im Stubaital, Austria, March 2006.
18. “Period of grace: a new paradigm for efficient soft error hardening”. Freiburg-Innsbruck-Paderborn-Stuttgart Workshop, Freudenstadt, November 2005.
19. “Test & diagnosis in nanoscale technologies”. Tokyo Metropolitan University, Tokyo, Japan, October 2005 (Host: Prof. Kazuhiko Iwasaki).
20. “Test & diagnosis in nanoscale technologies”. Osaka Gakuin University, Osaka, Japan, September 2005 (Host: Prof. Kozo Kinoshita).
21. “Soft errors: the fourth dimension”. Nara Institute of Science and Technology (NAIST), Nara, Japan, September 2005 (Host: Prof. Hideo Fujiwara).
22. “Test & diagnosis in nanoscale technologies”. Kyushu Institute of Technology, Fukuoka, Japan, September 2005 (Host: Prof. Seiji Kajihara).
23. “Test & diagnosis in nanoscale technologies”. Nara Institute of Science and Technology (NAIST), Nara, Japan, August 2005 (Host: Prof. Hideo Fujiwara).
24. “Test & diagnosis in nanoscale technologies”. Annual Meeting of the Professorial Advisory Board of the German Informatics Society (GIBU), Dagstuhl, Germany, March 2005 (four of the finalists of the GI Best Dissertations 2003 Award were invited).
25. “Non-concurrent BIST for soft error detection”. South European Test Seminar, St. Leonhard, Austria, March 2005.
26. “Transient fault modeling and detection in dynamic noisy environments”. Freiburg-Innsbruck-Stuttgart Workshop, Innsbruck, Austria, December 2004.
27. “The pros and cons of Very-Low-Voltage testing”. University of Michigan, Ann Arbor, USA, October 2004 (Host: Prof. John P. Hayes).
28. “The pros and cons of Very-Low-Voltage testing”. Stanford University, USA, April 2004 (Host: Prof. Edward McCluskey).
29. “Maximally dominating faults and n-detection”. Freiburg-Innsbruck-Stuttgart Workshop, Freiburg, November 2003.
30. “System-on-a-chip test: an overview and a new result”. Princeton University, USA, December 2002 (Host: Prof. Niraj Jha).
31. “System-on-a-chip test: an overview and a new result”. University of Wisconsin, Madison, USA, December 2002 (Host: Prof. Kewal Saluja).
32. “Maximally dominating faults and n-detection”. Purdue University, West Lafayette, USA, November 2002 (Host: Prof. Irith Pomeranz).
33. “Defect-based test”. Micronas GmbH, Freiburg, Germany, November 2001 (Host: Hartmut Delong).
34. “BIST for delay faults”. University of Iowa, Iowa City, USA, August 1999 (Host: Prof. Sudhakar Reddy).